module top_module (input x, input y, output z);

    wire		out1;
    
    xor	xor1	(out1, x, y);
    and	and1	(z, out1, x);
    
endmodule
